The LTC2195 family includes two-channel, simultaneous sampling ADCs with serial LVDS outputs. Each ADC family offers a choice of pin-compatible converters, sampling from 25 Msps up to 125 Msps and optimized for the lowest power dissipation at the rated speed. They include such popular features as Linear Technology's digital output randomizer and alternate bit polarity (ABP) mode that minimize digital feedback. The low power 16-bit ADCs enable designers to upgrade performance while maintaining portability in such applications as handheld test and instrumentation, radar/LIDAR, portable medical imaging, PET/SPECT scanners, smart antenna systems and a variety of low-power communication systems.

The dual LTC2185/LTC2195 and single LTC2165 consume 185 mW/channel at 125 Msps and offer signal to noise ratio (SNR) performance of 76.8 dB and SFDR of 90 dB at baseband. Pin-compatible speed grade options include 25 Msps, 40 Msps, 65 Msps, 80 Msps and 105 Msps with approximate power dissipation of just 1.5 mW/Msps per channel. Further power savings can be achieved by placing the devices in standby (20 mW) or shutdown (1 mW). Analog full power bandwidth of 550 MHz and ultralow jitter of 0.07psRMS allows undersampling of IF frequencies with excellent noise performance.

Availability and Pricing

Available in compact QFN packages, designers can benefit from the flexible choice of interfaces that minimize pin count and ease routing to FPGAs. Parts in these families are scheduled for release now through February 2011, with demonstration boards and samples immediately available .  Pricing starts at $60.00 each for the single 125 Msps device in 1,000-piece quantities.

Visit Linear Technology at www.linear.com/HSADC