Cadence accelerates giga-scale 20nm design with next-generation Encounter RTL-to-GDSII Flow release
The new RTL-to-GDSII flow further advances Cadence’s technology in power, performance, and area for the world’s most advanced high-performance, low-power SoC designs. The flow is enabled by Encounter RTL Compiler, Encounter Test, Encounter ECO Designer, Encounter Digital Implementation System, Clock Concurrent Optimization (CCOpt), Encounter Timing System, Encounter Power System, Cadence QRC Extraction, Cadence Physical Verification System, and design for manufacturing technologies.
The new Encounter 20-nm methodology delivers silicon-proven 20-nm capabilities with correct-by-construction double-patterning support, covering capabilities from floorplanning, placement and routing to signoff timing, power and physical verification. The approach improves die area efficiency of 20-nm double-patterning designs, and enables more efficient engineering change order (ECO) revisions. Enhancements to the Cadence Physical Verification System provide foundry-qualified 20-nm in-design checking and final signoff verification to ensure DRC and double patterning color correctness.
The latest release of the Encounter RTL-to-GDSII flow also includes the new GigaOpt engine, which integrates key physical-aware synthesis technology with physical optimization, enabling faster timing closure and better correlated results. It is a highly scalable optimization engine that supports designs featuring leading high-performance processors. By harnessing the power of multiple CPUs, the engine produces results much faster than traditional optimization engines. In addition, the new differentiated CCOpt technology unifies clock tree synthesis with physical optimization, resulting in up to 10 percent improvement in design performance, and up to 30 percent reduction in clock tree power and area.
Another key element of the release is GigaFlex technology, a new capability that expands the capacity to handle today’s largest designs of 100 million instances or more . Designers can now achieve full-chip design prototyping goals in just 10 percent of the time required previously, enabling them to uncover potential issues earlier to produce the optimal design floorplan sooner. The GigaFlex technology enables concurrent top-and-block hierarchical design and implementation, reducing iterations and total design cycle time by an order of magnitude. In addition, automated functional ECO technologies accelerate pre- and post-mask ECO changes, which are reduced to hours or days through smart hierarchical design handling.
Visit Cadence at www.cadence.com
- Battery-powered aircraft crosses the Alps
- Regenerative AC load bank slashes energy costs by 90 percent
- Digi-Key to distribute Monolithic Power Systems worldwide
- GreenTouch improves energy efficiency in wireless networks by more than 10,000 times
- GaN power transistor fits into 5.0 x 6.5-mm footprint
- Innovate UK funds low cost power convertor project
- GaN Systems' 60A power transistor sets high point in current handling
- GaN Systems raises extra USD20m to fund growth plans
- Cadence/Tensilica shapes DSP IP for low-energy SoC implementations
- 10W charger design for smart mobile devices meets latest specs
- Imec and sureCore partners on 28nm SRAM
- Saft lands USD10m energy storage order for Qatar oilfield
- Intepro expands to support growth plans
- GaN Systems uprates custom GaN transistor package with topside cooling
- Smartwatch reference model with integrated motion and activity sensors
- Boeing issues fire hazard warning from lithium battery bulk shipments
- Power grid pilot highlights Europe's battery storage failings
- Smart meters can destabilize grid, study says
- Solar cell splits water to make fuel
- Solar powered flight smashes long distance records
- IBM slashes next-gen power
- Battery overheating stalls solar plane record attempt
- Electric double-decker buses lead London's zero emission drive
- World first: Samsung monitor integrates inbuilt wireless charging
- Perovskite solar cells - can production costs be lowered?
- Powering wearables: Are niobium nanowire supercapacitors the answer?
- Li-ion battery to power search for life on Mars
- Artificial light harvester reveals quantum physics of efficient photosynthesis
- Graphene nanoribbon could deliver power control for ships to smartphones
- Battery-powered aircraft crosses the Alps
- Dual Phase Buck Controller Drives High Density 1.2V/60A Supply with Submilliohm DCR Sensing
- Battery Management System Tutorial
- High Performance Portable DC Bench Power Supply: Save Money and Free Up Bench Real Estate by Building Your Own
- A Four-Quadrant DC/DC Switching Regulator Smoothly Transitions from Positive to Negative Output Voltages for FPGA and Other Applications
- Investigating Die attach Failure in IGBTs using Power Cycling Tests
- Power Systems Design eBook
- Wireless Power User Guide