Cadence accelerates giga-scale 20nm design with next-generation Encounter RTL-to-GDSII Flow release
The new RTL-to-GDSII flow further advances Cadence’s technology in power, performance, and area for the world’s most advanced high-performance, low-power SoC designs. The flow is enabled by Encounter RTL Compiler, Encounter Test, Encounter ECO Designer, Encounter Digital Implementation System, Clock Concurrent Optimization (CCOpt), Encounter Timing System, Encounter Power System, Cadence QRC Extraction, Cadence Physical Verification System, and design for manufacturing technologies.
The new Encounter 20-nm methodology delivers silicon-proven 20-nm capabilities with correct-by-construction double-patterning support, covering capabilities from floorplanning, placement and routing to signoff timing, power and physical verification. The approach improves die area efficiency of 20-nm double-patterning designs, and enables more efficient engineering change order (ECO) revisions. Enhancements to the Cadence Physical Verification System provide foundry-qualified 20-nm in-design checking and final signoff verification to ensure DRC and double patterning color correctness.
The latest release of the Encounter RTL-to-GDSII flow also includes the new GigaOpt engine, which integrates key physical-aware synthesis technology with physical optimization, enabling faster timing closure and better correlated results. It is a highly scalable optimization engine that supports designs featuring leading high-performance processors. By harnessing the power of multiple CPUs, the engine produces results much faster than traditional optimization engines. In addition, the new differentiated CCOpt technology unifies clock tree synthesis with physical optimization, resulting in up to 10 percent improvement in design performance, and up to 30 percent reduction in clock tree power and area.
Another key element of the release is GigaFlex technology, a new capability that expands the capacity to handle today’s largest designs of 100 million instances or more . Designers can now achieve full-chip design prototyping goals in just 10 percent of the time required previously, enabling them to uncover potential issues earlier to produce the optimal design floorplan sooner. The GigaFlex technology enables concurrent top-and-block hierarchical design and implementation, reducing iterations and total design cycle time by an order of magnitude. In addition, automated functional ECO technologies accelerate pre- and post-mask ECO changes, which are reduced to hours or days through smart hierarchical design handling.
Visit Cadence at www.cadence.com
- Smartwatch reference model with integrated motion and activity sensors
- Graphitic carbon electrodes promise more efficient energy storage
- Altera Ships 20nm SoCs
- GaN Systems agrees distribution deal with Ecomal Europe
- 1.7-GHz ARM Cortex-A7 draws only 200-mW of dynamic power
- Subthreshold design at MCU-scale yields 10x energy efficiency
- Solar-powered radio chip monitors windows to save energy
- Amtech pursues PERC sector growth with SoLayTec takeover
- GaN: The dawn of a new era?
- SCHMID Group deal supports Russian PV manufacturing facility
- Infineon offers high-power module IP royalty-free, to spread adoption
- French-German collaborators claim solar cell efficiency world record
- 16-bit, 200 Msps ADCs claim lowest power levels
- AMP consortium reveals first standards for distributed power
- Development for low-power sensor processing on NXP's dual-core ARM processors
- How to ground and power complex circuits
- High efficiency resonant mode implementation using digital control
- Low EMI automotive power designs
- World’s first polychrome organic solar module is revealed
- Simple analog ASIC solves difficult thermal analysis problems
- Ultra-low power system for wearable devices
- Power supply de-rating in practice
- IKEA and Samsung back Qi wireless charging advance
- A simple method for determining the optimal operating point of an LED
- LDO design techniques for small spaces
- Will energy-harvesting 3D printed trees charge your smartphone?
- Can 'baking powder' effect boost solar cell efficiencies?
- Solar plane passes new test ahead of planned world tour
- Challenges in battery management for hybrid/electric vehicles
- Tesla reveals plans to target household energy-storage market
- High Performance Portable DC Bench Power Supply: Save Money and Free Up Bench Real Estate by Building Your Own
- A Four-Quadrant DC/DC Switching Regulator Smoothly Transitions from Positive to Negative Output Voltages for FPGA and Other Applications
- Investigating Die attach Failure in IGBTs using Power Cycling Tests
- Power Systems Design eBook
- Wireless Power User Guide
- A Novel Approach to Industrial Rectifier Systems
- Smartphone SoC Power Efficiency - DVFS Capacitor Switching